Replacing 6T SRAMs with 3T1D DRAMs in the l1 data cache to combat process variability. - Liang, Xiaoyao