Finite state machines in hardware : theory and design (with VHDL and SystemVerilog) /

QR Code

Finite state machines in hardware : theory and design (with VHDL and SystemVerilog) /

Bibliographic Details
Main Author:	Pedroni, Volnei A. 1952- (Author, Autor/a)
Format:	Book
Language:	English
Published:	Cambridge, Massachusetts : MIT Press, c2013.
Subjects:	VERILOG (LENGUAJE PARA DESCRIPCION DE EQUIPO DE COMPUTACION) VHDL (LENGUAJE DESCRIPTIVO PARA EQUIPOS DE COMPUTADORA) TEORIA DE LAS MAQUINAS SECUENCIALES > PROCESAMIENTO DE DATOS SISTEMAS PARA COMPUTADORA SISTEMAS PARA COMPUTADORA > MODELOS MATEMATICOS

Similar Items

VHDL : programming by example /
by: Perry, Douglas L., et al.
Published: (2002)

A VHDL Primer.
by: Bhasker, Jayaram, et al.
Published: (1995)

VHDL : el arte de programar sistemas digitales /
by: Maxinez, David G., et al.
Published: (2002)

Excerpts of chapters 10 & 11 from application-specific integrated circuits : an introduction to VHDL & VERILOG HDL /
by: Smith, Michael John Sebastian, et al.
Published: (2001)

A tutorial introduction to VHDL programming /
by: Gazi, Orhan
Published: (2019)

High level synthesis of protocols described by a formal description technique /
by: Pirmez, Luci, et al.
Published: (1997)

Dispositivos lógicos programables (PLDs) : diseño práctico de aplicaciones /
by: García Iglesias, José Manuel 1963-, et al.
Published: (2006)

The verilog hardware description language /
by: Thomas, Donald E., et al.
Published: (1998)

The verilog hardware description language /
by: Thomas, Donald E.
Published: (2002)

Digital design using Digilent FPGA boards : Verilog / Active-HDL edition /
by: Haskell, Richard E., et al.
Published: (2014)

Sistemas mecatrónicos : modelado y simulación HDLs /
by: Pelz, Georg 1962-, et al.
Published: (2006)

Procedimiento de diseño e implementación de circuitos digitales utilizando herrramientas EDA de código abierto /
by: Castro Jiménez, Gerardo 1985-
Published: (2008)

Advanced HDL synthesis and SOC prototyping : RTL Design Using Verilog /
by: Taraate, Vaibbhav
Published: (2019)

Implementación de una macro celda de interfaz para transmisión y recepción de datos compatible con el estandar de bus de serie universal 2.0 /
by: Alfaro Jiménez, José Alberto 1986-
Published: (2009)

Implementación en Verilog de unidad de generación de rayos para GPU Theia /
by: Vargas Amador, Josué David
Published: (2015)

Estudio y evaluación de algoritmos de encriptación para la protección de datos para su implementación usando lenguajes de descripción de hardware /
by: Vargas Vargas, Laura 1986-
Published: (2009)

Advanced digital logic design : using Verilog, state machines, and synthesis for FPGAs /
by: Lee, Sunggu, et al.
Published: (2006)

Advanced digital design with the Verilog HDL /
by: Ciletti, Michael D., et al.
Published: (2003)

Modelado y síntesis de una CPUCR multiregistro /
by: Salazar A., Eduardo, et al.
Published: (2004)

Diseño de hardware de un controlador de LEDs para un switch de red comercial /
by: Soto Avendaño, Jorge Ramón 1993-
Published: (2017)

Arbitraje en el bus del sistema multiprocesador, GPU Theia /
by: Bustos Torres, Hernán 1988-
Published: (2011)

Extensión de blender para la generación de archivos de entrada de simulación de escenas tridimensionales del GPU theia /
by: Díaz Bolaños, Daniel Antonio 1988-
Published: (2011)

Depuración y verificación de un nuevo controlador de LEDs en hardware para un switch de red comercial /
by: Chavarría Soto, Dennis 2000-
Published: (2023)

Python machine learning : machine learning and deep learning with python, scikit-learn, and TensorFlow /
by: Raschka, Sebastian
Published: (2017)

Machine learning with Python Cookbook : practical solutions from preprocessing to deep learning /
by: Albon, Chris
Published: (2018)

Compilador y simulador para la CPUCR de 8 bits /
by: Villalobos Ortega, Edgar, et al.
Published: (2009)

Descripción por comportamiento de la CPUCR en Verilog HDL /
by: Rodríguez Soto, Luis Eduardo, et al.
Published: (2003)

UML para programadores JAVA /
by: Martin, Robert Cecil 1952-
Published: (2004)

Finite element analysis : theory and application with ANSYS /
by: Moaveni, Saeed, et al.
Published: (2008)

Fundamentals of digital logic with verilog design /
by: Brown, Stephen, et al.
Published: (2008)

Hands-on unsupervised learning using Python : how to build applied machine learning solutions from unlabeled data /
by: Patel, Ankur A.
Published: (2019)

IEEE 488 and VXI bus control, data acquisition, and analysis
Published: (1993)

A pipelined multi-core machine with operating system support : hardware implementation and correctness proof /
by: Lutsyk, Petro
Published: (2020)

Estructuras de datos con C y C++ /
by: Langsam, Yedidyah 1952-, et al.
Published: (1997)

Introduction to machine learning with Python : a guide for data scientists /
by: Müller, Andreas C.
Published: (2016)

Generación de un modelo sintetizable en compuertas estándar para la CPUCR /
by: Alvarado Pacheco, Warren
Published: (2005)

Computer vision projects with OpenCV and Python 3 : six end to end projects built using machine learning with OpenCV, Python, and TensorFlow /
by: Rever, Matthew
Published: (2018)

FORTRAN IV y ALGOL 60
by: Vowels, Robin A
Published: (1978)

Manual de MBASIC
by: Ettlin, Walter A
Published: (1985)

Cifrado de datos mediante el uso de hardware /
by: Quesada Carranza, René 1985-
Published: (2011)