Advanced HDL synthesis and SOC prototyping : RTL Design Using Verilog - Taraate, Vaibbhav (Springer, 2019)