Cita APA

(2008). CMOS SRAM circuit design and parametric test in nano-scaled technologies: Process-aware SRAM design and test.

Citación estilo Chicago

CMOS SRAM Circuit Design and Parametric Test in Nano-scaled Technologies: Process-aware SRAM Design and Test. 2008.

Cita MLA

CMOS SRAM Circuit Design and Parametric Test in Nano-scaled Technologies: Process-aware SRAM Design and Test. 2008.

Precaución: Estas citas no son 100% exactas.