(2014). Design-for-test and test optimization techniques for TSV-based 3D stacked ICs.
Citación estilo ChicagoDesign-for-test and Test Optimization Techniques for TSV-based 3D Stacked ICs. 2014.
Cita MLADesign-for-test and Test Optimization Techniques for TSV-based 3D Stacked ICs. 2014.
Precaución: Estas citas no son 100% exactas.