Digital logic design using Verilog : coding and RTL synthesis