POD : a 3D-integrated broad-purpose acceleration layer.

QR Code

POD : a 3D-integrated broad-purpose acceleration layer.

Bibliographic Details
Main Author:	Woo, Dong Hyuk
Other Authors:	Eng, Marsha, Fryman, Joshua B., Knies, Allan D., Lee, Hsien-Hsin S.
Format:	Article
Language:	Spanish
Subjects:	Procesadores Arquitectura de computadoras Redes Bajo poder Chips Artículos de revista

Similar Items

Performance and energy implications of many-core caches for throughput computing /
by: Hughes, Christopher J.

A high-performance FPGA-based fuzzy processor architecture for medical diagnosis.
by: Chowdhury, Shubhajit Roy

Godson-3 : a scalabe multicore RISC processor with x86 emulation.
by: Hu, Weiwu

A 4-gbps uncompressed wireless HD A/V transceiver chipset.
by: Gilbert, Jeffrey M.

Rock : a high-perfomance sparc CMT processor.
by: Chaudhry, Shailender

Microchips piratas /
by: Villasenor, John

Diseño de SoC de señal mixta.
by: Kaese, Rainer

Voice processors based on the human hearing system.
by: Watts, Lloyd

COMPUTACION A LA VELOCIDAD DE LA LUZ.
by: GIBBS, W. WAYT

A task-centric memory model for scalable accelerator architectures /

Modelado de una red en chip con orientación al manejo de recursos. /
by: Jara-Méndez, Steven
Published: (2021)

On-chip memory system optimization design for the ft64 scientific stream accelerator.
by: Wen, Mei

25 microchips that shook the world.
by: Santo, B.

Thanks for the memories.
by: Adee, S.

LOS PRIMEROS NANOCHIPS.
by: HUTCHESON, DAN G.

Protein microarrays /
by: Schena, Mark
Published: (2005)

Logica digital y diseño de computadores.
by: Mano, M. Morris
Published: (1982)

Multicore systems on-chip : practical software/hardware design /
by: Abderazek, Ben Abdallah, et al.
Published: (2010)

Modern porcessor desing, fundamentals of superscalor processor
by: Shen, John Paul, et al.
Published: (2005)

The impact of dynamically heterogeneous multicore processors on thread scheduling.
by: Bower, Fred A.

Foundry father. Morris Chang pioneered the $28 billion semiconductor foundry industry, kicking off a revolution in the business of chips /
by: Perry, Tekla S.

Accelerating video-mining applications using many small, general- purpose cores.
by: Li, Eric

Guía completa Microsoft Office 2000 premiun /
by: Halvorson, Michael
Published: (1999)

Text Editor : instruction manual
Published: (1978)

CIBERTEC INT. S.A. "DISEÑO DE INTERFAZ PCI PARA LA TARJETA HDLC-4M.
by: SANCHEZ SEGURA, SIMON ROBERTO
Published: (2001)

Descripción arquitectónica de la CPUCR de 32 bits con Pipelining /
by: López Quirós, José Luis, et al.
Published: (2007)

Accelerator architectures.
by: Patel, Sanjay

APLICACIONES MICROELECTRONICAS DE LOS NANOTUBOS.
by: STIX, GARY

The relay reborn /

AN EXTREME PROCESSOR FOR AN EXTREME EXPERIMENT.
by: LINDENSTRUTH, VOLKER

Arquitectura de computadoras: fundamentos de los procesadores superescalares/ John Paul Shen
by: Shen, John Paul
Published: (2005)

Computerworld, WordPerfect para Windows
by: Harvey, Greg, et al.
Published: (1992)

Wordperfect 6 para DOS : manual de bolsillo /
by: Mincberg, Mella, et al.
Published: (1994)

Introducción al WordStar /
by: Ettlin, Walter A., et al.
Published: (1985)

Arranque rapido con WordPerfect 6 para Windows
by: Belserene, Rita, et al.
Published: (1994)

The ABC's of WorPerfect 5
by: Neibauer, Alan R., et al.
Published: (1988)

Compiladores : teoría e implementación. /
by: Ruiz Catalán, Jacinto
Published: (2010)

Wordperfect para computadora personales
Published: (1989)

LA MALLA : COMPUTACION SIN LIMITES.
by: FOSTER, IAN

Math Into Latex /
by: Gratzer, George
Published: (2000)