Skip to content
VuFind
Language
English
Español
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Search
A task-centric memory model fo...
Description
Cite this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Export to MARC
Export to RDF
Export to BibTeX
Export to RIS
A task-centric memory model for scalable accelerator architectures /
Bibliographic Details
Other Authors:
Kelm, John H.
,
Johnson, Daniel R.
,
Lumetta, Steven S.
,
Patel, Sanjay J.
,
Frank, Matthew I.
Format:
Article
Language:
English
Subjects:
Cache
Memoria cache
Chips
Sistemas multitarea
Arquitectura de sistemas
Arquitectura de computadoras
Hardware
Artículos de revista
Holdings
Description
Similar Items
Staff View
Description
Description not available.
Similar Items
ANALYSIS OF WEB CACHING ARCHITECTURES : HIERARCHICAL AND DISTRIBUTED CACHING.
by: RODRIGUEZ, P.
Cache hierarchy and memory subsystem of the AMD opteron processor /
Using os observations to improve performance in multicore systems.
by: Knauerhase, Rob
Políticas de reemplazo en la caché de Web.
by: Quesada Sánchez, Carlos E.
A primer on memory consistency and cache coherence /
by: Sorin, Daniel J.
Published: (2011)
×
Loading...