|
|
|
|
LEADER |
01947nam a22003375i 4500 |
001 |
000280399 |
005 |
20210428112441.0 |
007 |
cr nn 008mamaa |
008 |
100302s2010 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781441915399
|
024 |
7 |
|
|a 10.1007/978-1-4419-1539-9
|2 doi
|
040 |
|
|
|a Sistema de Bibliotecas del Tecnológico de Costa Rica
|
245 |
1 |
0 |
|a Design and Verification of Microprocessor Systems for High-Assurance Applications /
|c edited by David S. Hardin.
|
250 |
|
|
|a 1st ed. 2010.
|
260 |
# |
# |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2010.
|
300 |
|
|
|a XIV, 436 p. :
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
505 |
0 |
|
|a ACL2 and Its Applications to Digital System Verification -- A Mechanically Verified Commercial SRT Divider -- Use of Formal Verification at Centaur Technology -- Designing Tunable, Verifiable Cryptographic Hardware Using Cryptol -- Verifying Pipelines with BAT -- Formal Verification of Partition Management for the AAMP7G Microprocessor -- Compiling Higher Order Logic by Proof -- Specification and Verification of ARM Hardware and Software -- Information Security Modeling and Analysis -- Modeling and Security Analysis of a Commercial Real-Time Operating System Kernel -- Refinement in the Formal Verification of the seL4 Microkernel -- Specification and Checking of Software Contracts for Conditional Information Flow -- Model Checking Information Flow.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Computer-aided engineering.
|
650 |
|
0 |
|a Quality control.
|
650 |
|
0 |
|a Reliability.
|
650 |
|
0 |
|a Industrial safety.
|
650 |
1 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
650 |
2 |
4 |
|a Quality Control, Reliability, Safety and Risk.
|
700 |
1 |
|
|a Hardin, David S.
|e editor.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|