|
|
|
|
| LEADER |
01855nam a22003495i 4500 |
| 001 |
000281775 |
| 005 |
20211103160457.0 |
| 007 |
cr nn 008mamaa |
| 008 |
100301s2009 ne | s |||| 0|eng d |
| 020 |
|
|
|a 9781402093654
|
| 024 |
7 |
|
|a 10.1007/978-1-4020-9365-4
|2 doi
|
| 040 |
|
|
|a Sistema de Bibliotecas del Tecnológico de Costa Rica
|
| 100 |
1 |
|
|a Chang, Kai-hui.
|e author.
|
| 245 |
1 |
0 |
|a Functional Design Errors in Digital Circuits :
|b Diagnosis Correction and Repair /
|c by Kai-hui Chang, Igor L. Markov, Valeria Bertacco.
|
| 250 |
|
|
|a 1st ed. 2009.
|
| 260 |
# |
# |
|a Dordrecht :
|b Springer Netherlands :
|b Imprint: Springer,
|c 2009.
|
| 300 |
|
|
|a XXIV, 200 p. :
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 490 |
1 |
|
|a Lecture Notes in Electrical Engineering,
|v 32
|
| 505 |
0 |
|
|a Background and Prior Art -- Current Landscape in Design and Verification -- Finding Bugs and Repairing Circuits -- FogClear Methodologies and Theoretical Advances in Error Repair -- Circuit Design and Verification Methodologies -- Counterexample-Guided Error-Repair Framework -- Signature-Based Resynthesis Techniques -- Symmetry-Based Rewiring -- FogClear Components -- Bug Trace Minimization -- Functional Error Diagnosis and Correction -- Incremental Verification for Physical Synthesis -- Post-Silicon Debugging and Layout Repair -- Methodologies for Spare-Cell Insertion -- Conclusions.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Computer-aided engineering.
|
| 650 |
|
0 |
|a Logic design.
|
| 650 |
1 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
| 650 |
2 |
4 |
|a Logic Design.
|
| 700 |
1 |
|
|a Markov, Igor L.
|e author.
|
| 700 |
1 |
|
|a Bertacco, Valeria.
|e author.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|