|
|
|
|
| LEADER |
03092nam a22003255i 4500 |
| 001 |
000282289 |
| 005 |
20210505081932.0 |
| 007 |
cr nn 008mamaa |
| 008 |
100316s2010 ne | s |||| 0|eng d |
| 020 |
|
|
|a 9789048134854
|
| 024 |
7 |
|
|a 10.1007/978-90-481-3485-4
|2 doi
|
| 040 |
|
|
|a Sistema de Bibliotecas del Tecnológico de Costa Rica
|
| 245 |
1 |
0 |
|a Dynamically Reconfigurable Systems :
|b Architectures, Design Methods and Applications /
|c edited by Marco Platzner, Norbert Wehn.
|
| 250 |
|
|
|a 1st ed. 2010.
|
| 260 |
# |
# |
|a Dordrecht :
|b Springer Netherlands :
|b Imprint: Springer,
|c 2010.
|
| 300 |
|
|
|a XXV, 441 p. :
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 505 |
0 |
|
|a Architectures -- Development and Synthesis of Adaptive Multi-grained Reconfigurable Hardware Architecture for Dynamic Function Patterns -- Reconfigurable Components for Application-Specific Processor Architectures -- Erlangen Slot Machine: An FPGA-Based Dynamically Reconfigurable Computing Platform -- Design Methods and Tools - Modeling, Evaluation and Compilation -- Models and Algorithms for Hyperreconfigurable Hardware -- Evaluation and Design Methods for Processor-Like Reconfigurable Architectures -- Adaptive Computing Systems and Their Design Tools -- -Object-Oriented Modelling and Synthesis Targeting Dynamically Reconfigurable FPGAs -- Design Methods and Tools - Optimization and Runtime Systems -- Design Methods and Tools for Improved Partial Dynamic Reconfiguration -- Dynamic Partial Reconfiguration by Means of Algorithmic Skeletons-A Case Study -- ReCoNodes-Optimization Methods for Module Scheduling and Placement on Reconfigurable Hardware Devices -- ReCoNets-Design Methodology for Embedded Systems Consisting of Small Networks of Reconfigurable Nodes and Connections -- Adaptive Runtime System with Intelligent Allocation of Dynamically Reconfigurable Function Model and Optimized Interface Topologies -- ReconOS: An Operating System for Dynamically Reconfigurable Hardware -- Applications -- FlexiChaP: A Dynamically Reconfigurable ASIP for Channel Decoding for Future Mobile Systems -- Dynamically Reconfigurable Systems for Wireless Sensor Networks -- DynaCORE-Dynamically Reconfigurable Coprocessor for Network Processors -- FlexPath NP-Flexible, Dynamically Reconfigurable Processing Paths in Network Processors -- AutoVision-Reconfigurable Hardware Acceleration for Video-Based Driver Assistance -- Procedures for Securing ECC Implementations Against Differential Power Analysis Using Reconfigurable Architectures -- Reconfigurable Controllers-A Mechatronic Systems Approach.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Programming languages (Electronic computers).
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
1 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Programming Languages, Compilers, Interpreters.
|
| 650 |
2 |
4 |
|a Processor Architectures.
|
| 700 |
1 |
|
|a Platzner, Marco.
|e editor.
|
| 700 |
1 |
|
|a Wehn, Norbert.
|e editor.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|