|
|
|
|
| LEADER |
01438nam a22003375i 4500 |
| 001 |
000283072 |
| 005 |
20210506074033.0 |
| 007 |
cr nn 008mamaa |
| 008 |
130125s2013 gw | s |||| 0|eng d |
| 020 |
|
|
|a 9783642361661
|
| 024 |
7 |
|
|a 10.1007/978-3-642-36166-1
|2 doi
|
| 040 |
|
|
|a Sistema de Bibliotecas del TEC
|
| 100 |
1 |
|
|a Czerwinski, Robert.
|e author.
|
| 245 |
1 |
0 |
|a Finite State Machine Logic Synthesis for Complex Programmable Logic Devices /
|c by Robert Czerwinski, Dariusz Kania.
|
| 250 |
|
|
|a 1st ed. 2013.
|
| 260 |
# |
# |
|a Berlin, Heidelberg :
|b Springer Berlin Heidelberg :
|b Imprint: Springer,
|c 2013.
|
| 300 |
|
|
|a XV, 172 p. :
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 490 |
1 |
|
|a Lecture Notes in Electrical Engineering,
|v 231
|
| 505 |
0 |
|
|a Introduction -- Definitions and Basic Properties -- Synthesis of FSMs -- State Assignment Algorithms -- Theoretical Background of Technology-Dependent Optimization -- The Algorithm of Area Optimization Based on Graphs of Outputs -- Conclusions -- Output File Format -- Conclusion.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Logic design.
|
| 650 |
|
0 |
|a Engineering design.
|
| 650 |
1 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Logic Design.
|
| 650 |
2 |
4 |
|a Engineering Design.
|
| 700 |
1 |
|
|a Kania, Dariusz.
|e author.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|