LEADER 03443nam a22004335i 4500
001 000285557
005 20210511142835.0
007 cr nn 008mamaa
008 100917s2010 xxu| s |||| 0|eng d
020 |a 9781441963451 
024 7 |a 10.1007/978-1-4419-6345-1  |2 doi 
040 |a Sistema de Bibliotecas del Tecnológico de Costa Rica 
245 1 0 |a Handbook of Signal Processing Systems /  |c edited by Shuvra S. Bhattacharyya, Ed F. Deprettere, Rainer Leupers, Jarmo Takala. 
250 |a 1st ed. 2010. 
260 # # |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2010. 
300 |a XXXVIII, 1117 p. 100 illus. :  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
505 0 |a Applications Managing Editor: Shuvra Bhattacharyya -- Signal Processing for Control -- Digital Signal Processing in Home Entertainment -- MPEG Reconfigurable Video Coding -- Signal Processing for High-Speed Links -- Video Compression -- Low-power Wireless Sensor Network Platforms -- Signal Processing for Cryptography and Security Applications -- High-Energy Physics -- Medical Image Processing -- Signal Processing for Audio HCI -- Distributed Smart Cameras and Distributed Computer Vision -- Architectures Managing Editor: Jarmo Takala -- Arithmetic -- Application-Specific Accelerators for Communications -- FPGA-based DSP -- General-Purpose DSP Processors -- Application Specific Instruction Set DSP Processors -- Coarse-Grained Reconfigurable Array Architectures -- Multi-core Systems on Chip -- DSP Systems using Three-Dimensional (3D) Integration Technology -- Mixed Signal Techniques -- Programming and Simulation Tools Managing Editor: Rainer Leupers -- C Compilers and Code Optimization for DSPs -- Compiling for VLIW DSPs -- Software Compilation Techniques for MPSoCs -- DSP Instruction Set Simulation -- Optimization of Number Representations -- Intermediate Representations for Simulation and Implementation -- Embedded C for Digital Signal Processing -- Design Methods Managing Editor: Ed Deprettere -- Signal Flow Graphs and Data Flow Graphs -- Systolic Arrays -- Decidable Signal Processing Dataflow Graphs: Synchronous and Cyclo-Static Dataflow Graphs -- Mapping Decidable Signal Processing Graphs into FPGA Implementations -- Dynamic and Multidimensional Dataflow Graphs -- Polyhedral Process Networks -- Kahn Process Networks and a Reactive Extension -- Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip -- Integrated Modeling using Finite State Machines and Dataflow Graphs. 
650 0 |a Signal processing. 
650 0 |a Image processing. 
650 0 |a Speech processing systems. 
650 0 |a Data structures (Computer science). 
650 0 |a Electrical engineering. 
650 0 |a Computer organization. 
650 0 |a Microprocessors. 
650 1 4 |a Signal, Image and Speech Processing. 
650 2 4 |a Data Structures. 
650 2 4 |a Communications Engineering, Networks. 
650 2 4 |a Computer Systems Organization and Communication Networks. 
650 2 4 |a Processor Architectures. 
700 1 |a Bhattacharyya, Shuvra S.  |e editor. 
700 1 |a Deprettere, Ed F.  |e editor. 
700 1 |a Leupers, Rainer.  |e editor. 
700 1 |a Takala, Jarmo.  |e editor. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
900 |a Libro descargado a ALEPH en bloque (proveniente de proveedor)