|
|
|
|
| LEADER |
00981aam a2200253uu 4500 |
| 001 |
000000055849 |
| 003 |
OSt |
| 005 |
20191206142736.0 |
| 008 |
150325s1998 sz ad|||r|||| 00| 0 spa d |
| 040 |
|
|
|a Sistema de Bibliotecas UNAH
|
| 999 |
|
|
|c 55849
|d 55849
|
| 082 |
0 |
|
|a 005.1-B79
|
| 100 |
1 |
|
|a Bracamonte, Javier
|9 1639
|
| 245 |
1 |
0 |
|a Algorithms, VLSI architectures, and ASIC design for image compression systems
|c Javier Bracamonte
|
| 260 |
|
|
|a Neuchátel
|b J. Bracamonte
|c 1998
|
| 300 |
|
|
|a xvii, 151 p.
|b il., diagrs.
|c 21 cm.
|
| 502 |
|
|
|a Tesis (Docteur és sciences) -- Université de Neutchátel. Institur de Microtechnique, Neutchátel, 1998.
|
| 504 |
|
|
|a Incluye bibliografía
|
| 650 |
|
4 |
|a PROCESAMIENTO PARALELO (COMPUTADORAS ELECTRONICAS)
|9 27
|
| 650 |
|
4 |
|a CIRCUITOS CERRADOS
|9 1640
|
| 650 |
|
4 |
|a ARQUITECTURA DE COMPUTADORAS
|9 1485
|
| 650 |
|
4 |
|a ALGORITMOS
|9 1641
|
| 942 |
|
|
|2 ddc
|c LB
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 005_000000000000000_1B79
|7 0
|9 156069
|a CG
|b BC
|l 0
|o 005.1-B79
|p 15870
|y LB
|