A task-centric memory model for scalable accelerator architectures /

QR Code

A task-centric memory model for scalable accelerator architectures /

Bibliographic Details
Other Authors:	Kelm, John H., Johnson, Daniel R., Lumetta, Steven S., Patel, Sanjay J., Frank, Matthew I.
Format:	Article
Language:	English
Subjects:	Cache Memoria cache Chips Sistemas multitarea Arquitectura de sistemas Arquitectura de computadoras Hardware Artículos de revista

Similar Items

ANALYSIS OF WEB CACHING ARCHITECTURES : HIERARCHICAL AND DISTRIBUTED CACHING.
by: RODRIGUEZ, P.

Cache hierarchy and memory subsystem of the AMD opteron processor /

Using os observations to improve performance in multicore systems.
by: Knauerhase, Rob

Políticas de reemplazo en la caché de Web.
by: Quesada Sánchez, Carlos E.

A primer on memory consistency and cache coherence /
by: Sorin, Daniel J.
Published: (2011)

Organización y Arquitectura de Computadores
by: Stallings, William
Published: (2005)

Rethinking refresh : increasing availability and reducing power in DRAM for cache applications.
by: Emma, Philip G.

Replacing 6T SRAMs with 3T1D DRAMs in the l1 data cache to combat process variability.
by: Liang, Xiaoyao

EFFICIENTLY SERVING DYNAMIC DATA AT HIGHLY ACCESSED WEB SITES.
by: CHALLENGER, JAMES

Fault-tolerant design of the IBM power6 microprocessor.
by: Reick, Kevin

Diseño e implementación de un algoritmo de gestión de memoria para disminuir las Escrituras en una Memoria de Tecnología STT-RAM /
by: Badilla Alvarado, Rafael Esteban 1995-
Published: (2020)

Políticas de reemplazo en la caché de la web.
by: Quesada Sánchez, Carlos E.

Diseño de un caché de texturas para el GPU Theia /
by: Rivera Valverde, Francisco 1990-
Published: (2011)

Anatomía de un sistema operativo en tiempo real.
by: Pi, Xavier

Godson-3 : a scalabe multicore RISC processor with x86 emulation.
by: Hu, Weiwu

Thanks for the memories.
by: Adee, S.

On-chip memory system optimization design for the ft64 scientific stream accelerator.
by: Wen, Mei

POD : a 3D-integrated broad-purpose acceleration layer.
by: Woo, Dong Hyuk

Organización y arquitectura de computadores /
by: Stallings, William
Published: (2005)

Sistemas operativos : una visión aplicada
by: Carretero Pérez, Jesús | García Carballeira, Félix | Anasagasti, Pedro de Miguel | Pérez Costoya, Fernando
Published: (2007)

CIBERTEC INT. S.A. "DISEÑO DE INTERFAZ PCI PARA LA TARJETA HDLC-4M.
by: SANCHEZ SEGURA, SIMON ROBERTO
Published: (2001)

Accelerator architectures.
by: Patel, Sanjay

Nvidia tesla : a unified graphics and computing architecture.
by: Lindholm, Erick

OPTIMAL PARTITION OF QOS REQUIREMENTS ON UNICAST PATHS AND MULTICAST TREES.
by: LORENZ, DEAN H.

Multicore systems on-chip : practical software/hardware design /
by: Abderazek, Ben Abdallah, et al.
Published: (2010)

Finishing Off IT.
by: Marquis, H.A.

Structured computer organization /
by: Tanenbaum, Andrew S.
Published: (2016)

Determinación de parámetros genéticos de Melina (Gmelina arborea Roxb.) en Costa Rica /
by: Hernández, Castro William
Published: (2020)

Architecture-centric software project management : a practical guide. /
by: Paulish, Daniel J.
Published: (2002)

Advanced computer architecture : parallelism, scalability, programmability
by: Hwang, Kai, et al.
Published: (1993)

A comparative analysis of cache memory architectures for the multiplus multiprocessor /
by: Meslim, Alexandre Malheiros, et al.
Published: (1992)

Task Scheduling for Multi-core and Parallel Architectures : Challenges, Solutions and Perspectives /
by: Chen, Quan., et al.
Published: (2017)

Rock : a high-perfomance sparc CMT processor.
by: Chaudhry, Shailender

Microsoft Windows architecture for developers training
Published: (1998)

Body, memory, and architecture /
by: Bloomer, Kent C. 1935 -, et al.
Published: (1977)

Computer architecture : a quantitative approach /
by: Hennessy, John L.
Published: (2007)

COMPUTACION A LA VELOCIDAD DE LA LUZ.
by: GIBBS, W. WAYT

Architectural renderings by winners of the Birch Burdette Long Memorial Prize /

Digital design and computer architecture /
by: Harris, Sara L.
Published: (2016)

Contribuciones al fortalecimiento del programa de mejoramiento genético del Centro Agrícola Cantonal de Hojancha (CACH) /
by: Rojas-García, José Luis
Published: (1999)