|
|
|
|
| LEADER |
01666nam a22003375i 4500 |
| 001 |
000281084 |
| 005 |
20211103151216.0 |
| 007 |
cr nn 008mamaa |
| 008 |
100301s2009 ne | s |||| 0|eng d |
| 020 |
|
|
|a 9781402097577
|
| 024 |
7 |
|
|a 10.1007/978-1-4020-9757-7
|2 doi
|
| 040 |
|
|
|a Sistema de Bibliotecas del Tecnológico de Costa Rica
|
| 100 |
1 |
|
|a Murali, Srinivasan.
|e author.
|
| 245 |
1 |
0 |
|a Designing Reliable and Efficient Networks on Chips /
|c by Srinivasan Murali.
|
| 250 |
|
|
|a 1st ed. 2009.
|
| 260 |
# |
# |
|a Dordrecht :
|b Springer Netherlands :
|b Imprint: Springer,
|c 2009.
|
| 300 |
|
|
|a X, 198 p. :
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 490 |
1 |
|
|a Lecture Notes in Electrical Engineering,
|v 34
|
| 505 |
0 |
|
|a NoC Design Methods -- Designing Crossbar Based Systems -- Netchip Tool Flow for NoC Design -- Designing Standard Topologies -- Designing Custom Topologies -- Supporting Multiple Applications -- Supporting Dynamic Application Patterns -- NoC Reliability Mechanisms -- Timing-Error Tolerant NoC Design -- Analysis of NoC Error Recovery Schemes -- Fault-Tolerant Route Generation -- NoC Support for Reliable On-Chip Memories -- Conclusions and Future Directions.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Power electronics.
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
1 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Power Electronics, Electrical Machines and Networks.
|
| 650 |
2 |
4 |
|a Processor Architectures.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 900 |
|
|
|a Libro descargado a ALEPH en bloque (proveniente de proveedor)
|