Timing Optimization Through Clock Skew Scheduling

Detalles Bibliográficos
Autores principales: Kourtev, Ivan S. (Autor), Taskin, Baris. (Autor), Friedman, Eby G. (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: eBook
Lenguaje:English
Publicado: New York, NY : Springer US : Imprint: Springer, 2009.
Edición:1st ed. 2009.
Materias:
Acceso en línea:https://doi.org/10.1007/978-0-387-71056-3
LEADER 01769nam a22003855i 4500
001 978-0-387-71056-3
005 20191026161917.0
007 cr nn 008mamaa
008 100301s2009 xxu| s |||| 0|eng d
020 |a 9780387710563 
024 7 |a 10.1007/978-0-387-71056-3  |2 doi 
040 |a Sistema de Bibliotecas del Tecnológico de Costa Rica 
100 1 |a Kourtev, Ivan S.  |e author. 
245 1 0 |a Timing Optimization Through Clock Skew Scheduling  |c by Ivan S. Kourtev, Baris Taskin, Eby G. Friedman. 
250 |a 1st ed. 2009. 
260 # # |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2009. 
300 |a XVI, 266 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
505 0 |a VLSI Systems -- Signal Delay in VLSI Systems -- Timing Properties of Synchronous Systems -- Clock Skew Scheduling and Clock Tree Synthesis -- Clock Skew Scheduling of Level-Sensitive Circuits -- Clock Skew Scheduling for Improved Reliability -- Delay Insertion and Clock Skew Scheduling -- Practical Considerations -- Clock Skew Scheduling in Rotary Clocking Technology -- Experimental Results. 
650 0 |a Electronic circuits. 
650 0 |a Electrical engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 1 4 |a Circuits and Systems. 
650 2 4 |a Electrical Engineering. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
700 1 |a Taskin, Baris.  |e author. 
700 1 |a Friedman, Eby G.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
856 4 0 |u https://doi.org/10.1007/978-0-387-71056-3