Static Timing Analysis for Nanometer Designs A Practical Approach /
Autores principales: | Bhasker, J. (Autor), Chadha, Rakesh. (Autor) |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Formato: | eBook |
Lenguaje: | English |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2009.
|
Edición: | 1st ed. 2009. |
Materias: | |
Acceso en línea: | https://doi.org/10.1007/978-0-387-93820-2 |
Ejemplares similares
-
Nanometer Technology Designs High-Quality Delay Tests /
por: Ahmed, Nisar.
Publicado: (2008) -
Nanometer Variation-Tolerant SRAM : Circuits and Statistical Design for Yield /
por: Abu Rahma, Mohamed., et al.
Publicado: (2013) -
Timing Optimization Through Clock Skew Scheduling
por: Kourtev, Ivan S., et al.
Publicado: (2009) -
Quantifying and Exploring the Gap Between FPGAs and ASICs /
por: Kuon, Ian., et al.
Publicado: (2010) -
Standardized Functional Verification
por: Wiemann, Alan.
Publicado: (2008)