Automatic analog IC sizing and optimization constrained with PVT corners and layout effects /
Formato: | Libro |
---|---|
Publicado: |
c2017.
|
Acceso en línea: | Ver documento en línea |
Ejemplares similares
-
Generating Analog IC Layouts with LAYGEN II /
por: Martins, Ricardo M. F., et al.
Publicado: (2013) - AIDA-CMK: Multi-Algorithm Optimization Kernel Applied to Analog IC Sizing.
-
CMOS IC layout. Concepts, methodologies, and tools /
por: Clein, Dan
Publicado: (1999) - Analog layout synthesis : A survey of topological approaches.
- Analog IC reliability in nanometer CMOS.