Automatic analog IC sizing and optimization constrained with PVT corners and layout effects /

QR Code

Automatic analog IC sizing and optimization constrained with PVT corners and layout effects /

Bibliographic Details
Format:	Book
Published:	c2017.
Online Access:	Ver documento en línea

Similar Items

Generating Analog IC Layouts with LAYGEN II /
by: Martins, Ricardo M. F., et al.
Published: (2013)

AIDA-CMK: Multi-algorithm optimization kernel applied to analog IC sizing /
by: Lourenço, Ricardo
Published: (2015)

CMOS IC layout. Concepts, methodologies, and tools /
by: Clein, Dan
Published: (1999)

Analog layout synthesis : A survey of topological approaches.

Analog IC reliability in nanometer CMOS.

Analog IC reliability in nanometer CMOS /
by: Maricau, Elie
Published: (2013)

Algorithms for sparsity-constrained optimization.

Constrained optimization and optimal control for partial differential equations /
Published: (2012)

The size and effectiveness of automatic fiscal stabilizers in Latin America /
Published: (2007)

Large-Scale PDE-Constrained Optimization in Applications /
by: Hazra, Subhendu Bikash.
Published: (2010)

Effect of the number of screws and screw size on moment capacity of furniture corner joints in case construction.
by: Kasal, Ali

A direct method for parabolic PDE constrained optimization problems /
by: Potschka, Andreas
Published: (2014)

Analog IC placement generation via neural networks from unlabeled data.

AUTOMATIC TEST CASE OPTIMIZATION : A BACTERIOLOGIC ALGORITHM.
by: BAUDRY, BENOIT

An optimization algorithm inspired by musical composition in constrained optimization problems = Un algoritmo de optimización inspirado en composición musical para el problema de optimización con restricciones /
by: Mora Gutierrez, Roman Anselmo, et al.

Electronic design automation of analog ICs combining gradient models with multi-objective evolutionary algorithms /
Published: (2014)

Socio-economic effects and constrains in tropical forest management
by: Hallsworth, Ernest Gordon
Published: (1982)

Optimizing the size of anaerobic digesters.
by: Ghafoori, E.

NANOMETER TECHNOLOGY EFFECTS ON FAULT MODELS FOR IC TESTING.
by: AITKEN, ROBERT C.

Layout /
by: Kaye, Joyce Rutter
Published: (1998)

IMPLEMENTING THE THEORY OF CONSTRAINS.
by: WOEPPEL, MARK J.

Design-for-test and test optimization techniques for TSV-based 3D stacked ICs /
Published: (2014)

Analog circuits and systems optimization based on evolutionary computation techniques.

Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques.
by: Barros, Manuel
Published: (2010)

Analog circuits and systems optimization based on evolutionary computation techniques /
by: Barros, Manuel
Published: (2010)

Constrained clustering : Advances in algorithms, theory, and applications.
Published: (2009)

Layout : bases del diseño /
by: Ambrose, Gavin 1973-
Published: (2013)

Corner of the sky /
by: Schwartz, Stephen 1948-, et al.
Published: (1985)

Children's corner /
by: Debussy, Claude 1862-1918, et al.
Published: (1969)

Children's corner /
by: Debussy, Claude 1862-1918
Published: (1980)

Coffin corner
by: Hitchcock, Alfred 1899-1980
Published: (1968)

Children's corner /
by: Debussy, Claude 1862-1918, et al.
Published: (2004)

Children's corner /
by: Debussy, Claude 1862-1918, et al.
Published: (1992)

Children's corner /
by: Debussy, Claude 1862-1918, et al.
Published: (1900)

Corner pocket /
by: Benedict, Jeef
Published: (2005)

Hell's corner /
by: Baldacci, David 1960-
Published: (2011)

Neutrol corner
by: Aldecoa, Ignacio
Published: (1962)

Is African manufacturing skill-constrained /
by: Pack, Howard
Published: (1999)

Children's corner : for piano /
by: Debussy, Claude 1862-1918, et al.
Published: (1900)

Two near-optimal layouts for trusslike bridge structures bearing uniform weight between supports /
by: Cervera Bravo, Jaime