Design-for-test and test optimization techniques for TSV-based 3D stacked ICs /
Format: | Book |
---|---|
Language: | Spanish |
Published: |
c2014.
|
Online Access: | Ver documento en línea |
Similar Items
-
An introduction to mixed-signal IC test and measurement /
by: Roberts, Gordon
Published: (2012) -
NANOMETER TECHNOLOGY EFFECTS ON FAULT MODELS FOR IC TESTING.
by: AITKEN, ROBERT C. -
T.S.V. P. : petites histoires de tous et de personne
by: Bienstock J. W.
Published: (1924) -
3D stacked chips : from emerging processes to heterogeneous systems /
by: Al-Shouq, Ayesha A.
Published: (2016) -
Techniques in testing /
by: Madsen, Harold S., et al.
Published: (1983)