|
|
|
|
| LEADER |
01890nam a22004215i 4500 |
| 001 |
978-0-387-76474-0 |
| 005 |
20191024132109.0 |
| 007 |
cr nn 008mamaa |
| 008 |
100301s2008 xxu| s |||| 0|eng d |
| 020 |
|
|
|a 9780387764740
|
| 024 |
7 |
|
|a 10.1007/978-0-387-76474-0
|2 doi
|
| 040 |
|
|
|a Sistema de Bibliotecas del Tecnológico de Costa Rica
|
| 100 |
1 |
|
|a Mohanty, Saraju P.
|e author.
|
| 245 |
1 |
0 |
|a Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
|c by Saraju P. Mohanty, Nagarajan Ranganathan, Elias Kougianos, Priyardarsan Patra.
|
| 250 |
|
|
|a 1st ed. 2008.
|
| 260 |
# |
# |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2008.
|
| 300 |
|
|
|a XXXII, 302 p. 20 illus.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 505 |
0 |
|
|a High-Level Synthesis Fundamentals -- Power Modeling and Estimation at Transistor and Logic Gate Levels -- Architectural Power Modeling and Estimation -- Power Reduction Fundamentals -- Energy or Average Power Reduction -- Peak Power Reduction -- Transient Power Reduction -- Leakage Power Reduction -- Conclusions and Future Direction.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Electronics.
|
| 650 |
|
0 |
|a Microelectronics.
|
| 650 |
|
0 |
|a Computer-aided engineering.
|
| 650 |
|
0 |
|a Computer hardware.
|
| 650 |
|
0 |
|a Electrical engineering.
|
| 650 |
1 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
| 650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
| 650 |
2 |
4 |
|a Computer Hardware.
|
| 650 |
2 |
4 |
|a Electrical Engineering.
|
| 700 |
1 |
|
|a Ranganathan, Nagarajan.
|e author.
|
| 700 |
1 |
|
|a Kougianos, Elias.
|e author.
|
| 700 |
1 |
|
|a Patra, Priyardarsan.
|e author.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-0-387-76474-0
|