|
|
|
|
LEADER |
01210nam a2200325 u 4500 |
001 |
000186451 |
005 |
20170707154601.0 |
008 |
080922s2008 fs ||||| eng |
020 |
|
|
|a 9780123739735
|
035 |
|
|
|a 9158663
|
040 |
|
|
|a Sistema de Bibliotecas de la Universidad de Costa Rica
|
041 |
0 |
|
|a eng
|
082 |
0 |
|
|a 621.395
|b S999s
|2 22
|
245 |
0 |
0 |
|a System-on-chip test architectures :
|b nanometer design for testability /
|c edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba.
|
260 |
|
|
|a Amsterdam :
|b Elsevier,
|c c2008.
|
300 |
|
|
|a xxxiii, 856 páginas :
|b ilustraciones.
|
490 |
0 |
|
|a The Morgan Kaufmann Series in Systems on Silicon / series editor Wayne Wolf, Georgia Institute of Technology
|
500 |
|
|
|a Impreso en Estados Unidos
|
650 |
|
|
|a CIRCUITOS INTEGRADOS
|
650 |
|
|
|a CIRCUITOS INTEGRADOS DIGITALES
|
650 |
|
|
|a CIRCUITOS VLSI
|
650 |
|
|
|a TRANSISTORES
|
700 |
1 |
|
|a Laung-Terng, Wang
|e Editor/a
|4 edt
|
700 |
1 |
|
|a Stroud, Charles E.
|e Editor/a
|4 edt
|
700 |
1 |
|
|a Touba, Nur A.
|e Editor/a
|4 edt
|
900 |
|
|
|a 2008
|
912 |
|
|
|a 17-OCT-2008 - SANCHEZ VELASQUEZ, AURA
|
917 |
|
|
|a 22-SEP-2008 - BUSTAMANTE MORA, CYNTHIA
|
949 |
|
|
|a ASV -SVZ
|
916 |
|
|
|a Centro Catalográfico
|