Advanced HDL synthesis and SOC prototyping : RTL Design Using Verilog /
Main Author: | Taraate, Vaibbhav (Autor/a) |
---|---|
Format: | Book |
Language: | English |
Published: |
Singapore :
Springer,
[2019].
|
Subjects: | |
Online Access: | Ver documento en línea |
Similar Items
-
Excerpts of chapters 10 & 11 from application-specific integrated circuits : an introduction to VHDL & VERILOG HDL /
by: Smith, Michael John Sebastian, et al.
Published: (2001) -
Procedimiento de diseño e implementación de circuitos digitales utilizando herrramientas EDA de código abierto /
by: Castro Jiménez, Gerardo 1985-
Published: (2008) -
The verilog hardware description language /
by: Thomas, Donald E., et al.
Published: (1998) -
The verilog hardware description language /
by: Thomas, Donald E.
Published: (2002) -
ASIC/SoC functional design verification : a comprehensive guide to technologies and methodologies /
by: Mehta, Ashok B.
Published: (2018)