Nanometer Technology Designs High-Quality Delay Tests /
Autor principal: | Ahmed, Nisar. (Autor) |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Formato: | eBook |
Lenguaje: | English |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2008.
|
Edición: | 1st ed. 2008. |
Materias: | |
Acceso en línea: | https://doi.org/10.1007/978-0-387-75728-5 |
Ejemplares similares
-
Static Timing Analysis for Nanometer Designs A Practical Approach /
por: Bhasker, J., et al.
Publicado: (2009) -
Standardized Functional Verification
por: Wiemann, Alan.
Publicado: (2008) -
Timing Optimization Through Clock Skew Scheduling
por: Kourtev, Ivan S., et al.
Publicado: (2009) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
por: Mohanty, Saraju P., et al.
Publicado: (2008) -
Power Distribution Networks with On-Chip Decoupling Capacitors
por: Popovich, Mikhail., et al.
Publicado: (2008)