Nanometer Technology Designs High-Quality Delay Tests /
Main Author: | Ahmed, Nisar. (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | eBook |
Language: | English |
Published: |
New York, NY :
Springer US : Imprint: Springer,
2008.
|
Edition: | 1st ed. 2008. |
Subjects: | |
Online Access: | https://doi.org/10.1007/978-0-387-75728-5 |
Similar Items
-
Static Timing Analysis for Nanometer Designs A Practical Approach /
by: Bhasker, J., et al.
Published: (2009) -
Standardized Functional Verification
by: Wiemann, Alan.
Published: (2008) -
Timing Optimization Through Clock Skew Scheduling
by: Kourtev, Ivan S., et al.
Published: (2009) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Mohanty, Saraju P., et al.
Published: (2008) -
Power Distribution Networks with On-Chip Decoupling Capacitors
by: Popovich, Mikhail., et al.
Published: (2008)